Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming an EEPROM cell together with transistor for peripheral circuits

Method for forming an EEPROM cell together with transistor for peripheral circuits

US Patent 6451652 · Granted Sep 17, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Common source EEPROM and flash memory2009
Non-volatile memory arrangement having nanocrystals2008
Low voltage EEPROM memory arrays2006
Method and apparatus for determining fault sources for device failures2005
Correction of overlay offset between inspection layers2004
Method for selecting an optimal level of redundancy in the design of memories2004
Common source EEPROM and flash memory2003
Low voltage single supply CMOS electrically erasable read-only memory2003
Method and apparatus for injecting charge onto the floating gate of a nonvolatil2003
Method and apparatus for injecting charge onto the floating gate of a nonvolatil2002
Non-volatile latch2002
Method and apparatus for injecting charge onto the floating gate of a nonvolatil2002