Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Invalidating instructions in fetched instruction blocks upon predicted two-step branch operations with second operation relative target address

Invalidating instructions in fetched instruction blocks upon predicted two-step branch operations with second operation relative target address

US Patent 5954815 · Granted Sep 21, 1999

Estimated economic value: $38,018,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive scheduling for edge devices and networks2021
High availability input/output management nodes2020
Fog computing facilitated flexible factory2020
Integrated circuit with a pinmux crossbar and virtual pins for peripheral connec2015
Method and apparatus for transceiving multiple services data simultaneously over2014
System of lanes of processing units receiving instructions via shared memory uni2012
MIMO with reduced compute complexity2012
Providing extended precision in SIMD vector arithmetic operations2011
Method and apparatus for transceiving multiple services data simultaneously over2010
Alignment and ordering of vector elements for single instruction multiple data p2010
Method and apparatus for transceiving multiple services data simultaneously over2009
Providing extended precision in SIMD vector arithmetic operations2009