Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System of lanes of processing units receiving instructions via shared memory units for data-parallel or task-parallel operations

System of lanes of processing units receiving instructions via shared memory units for data-parallel or task-parallel operations

US Patent 8180998 · Granted May 15, 2012

Estimated economic value: $15,513,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-chip synchronization for digital radars2025
Method and system for multi-chip operation of radar systems2025
Method and system for intefrence management for digital radars2024
Multi-chip synchronization for digital radars2024
Software defined automotive radar systems2024
Method and system for multi-chip operation of radar systems2024
Frequency modulated signal cancellation in variable power mode for radar applica2024
Reduced complexity FFT-based correlation for automotive radar2023
Software defined automotive radar2023
Power control for improved near-far performance of radar systems2023
Programmable code generation for radar sensing systems2023
Method and apparatus for mitigation of low frequency noise in radar systems2023