Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit memory device having built-in self test circuit with monitor and tester modes

Integrated circuit memory device having built-in self test circuit with monitor and tester modes

US Patent 5936900 · Granted Aug 10, 1999

Estimated economic value: $36,991,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in self-test arrangement for integrated circuit memory devices2008
Built-in self-test arrangement for integrated circuit memory devices2008
Built-in self-test arrangement for integrated circuit memory devices2007
Built-in self-test arrangement for integrated circuit memory devices2007
Array fault testing approach for TCAMs2007
Built-in self-test arrangement for integrated circuit memory devices2004
Built-in self-test arrangement for integrated circuit memory devices2004
Built-in self-test arrangement for integrated circuit memory devices2002
Built-in self-test arrangement for integrated circuit memory devices2002
Test enable control for built-in self-test2000
Test enable control for built-in self-test2000
Short disturb test algorithm for built-in self-test1999