Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of controlling etch bias with a fixed lithography pattern for sub-micron critical dimension shallow trench applications

Method of controlling etch bias with a fixed lithography pattern for sub-micron critical dimension shallow trench applications

US Patent 5933759 · Granted Aug 3, 1999

Estimated economic value: $168,638,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cooling approaches for stitched dies2025
Method of fabricating integrated circuits with fin trim plug structures having a2025
Neighboring gate-all-around integrated circuit structures having disjoined epita2025
Pattern decomposition lithography techniques2025
Gate-all-around integrated circuit structures having oxide sub-fins2025
Three-dimensional memory arrays with layer selector transistors2024
Gate aligned contact and method to fabricate same2024
1D vertical edge blocking (VEB) via and plug2024
Neighboring gate-all-around integrated circuit structures having disjoined epita2024
Gate aligned contact and method to fabricate same2023
FIN shaping using templates and integrated circuit structures resulting therefro2023
Gate-all-around integrated circuit structures having oxide sub-fins2023