Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for supporting read, write, and invalidation operations to memory which maintain cache consistency

Method and apparatus for supporting read, write, and invalidation operations to memory which maintain cache consistency

US Patent 5909699 · Granted Jun 1, 1999

Estimated economic value: $142,810,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Preventing deployment failures of information technology workloads2022
Technologies for end-to-end biometric-based authentication and platform locality2020
Infrared light emitting diode control circuit2019
In-system provisioning of firmware for a hardware platform2019
Trusted launch of secure enclaves in virtualized environments2019
Method and apparatus for protecting a PCI device controller from masquerade atta2018
System and method for coupling a host device to secure and non-secure devices2018
Technologies for end-to-end biometric-based authentication and platform locality2018
Additional secured execution environment with SR-IOV and xHCI-IOV2018
Infrared light emitting diode control circuit2018
Privacy protected input-output port control2018
Trusted platform module certification and attestation utilizing an anonymous key2018