Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for stressing a memory integrated circuit die

System for stressing a memory integrated circuit die

US Patent 5898629 · Granted Apr 27, 1999

Estimated economic value: $8,461,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-deck non-volatile memory architecture with improved address line driver ci2025
Technologies for repair of memory with access lines2025
Multi-deck non-volatile memory architecture with reduced termination tile area2025
Method and apparatus to perform a read of a column in a memory accessible by row2025
Multi-deck non-volatile memory architecture with improved wordline bus and bitli2024
Methods and systems for imaging and cutting semiconductor wafers and other semic2022
Microfeature workpieces having alloyed conductive structures, and associated met2021
Microfeature workpieces having alloyed conductive structures, and associated met2020
Microfeature workpieces having alloyed conductive structures, and associated met2017
Methods and systems for imaging and cutting semiconductor wafers and other semic2017
Error detection/correction based memory management2016
Multi-component integrated circuit contacts2016