Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-deck non-volatile memory architecture with reduced termination tile area

Multi-deck non-volatile memory architecture with reduced termination tile area

US Patent 12254946 · Granted Mar 18, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-deck non-volatile memory architecture with improved address line driver ci2025
Technologies for repair of memory with access lines2025
Method and apparatus to perform a read of a column in a memory accessible by row2025
Multi-deck non-volatile memory architecture with improved wordline bus and bitli2024
Method for isolating a short-circuited integrated circuit (IC) from other ICs on2009
Sense amplifier circuitry and architecture to write data into and/or read from m2009
Device and method for isolating a short-circuited integrated circuit (IC) from o2008
System for isolating a short-circuited integrated circuit (IC) from other ICs on2008
Sense amplifier circuitry and architecture to write data into and/or read from m2007
Method for isolating a short-circuited integrated circuit (IC) from other ICs on2007
Device and method for isolating a short-circuited integrated circuit (IC) from o2007
Device and method for isolating a short-circuited integrated circuit (IC) from o2007