Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of using a four-state simulator for testing integrated circuit designs having variable timing constraints

Method of using a four-state simulator for testing integrated circuit designs having variable timing constraints

US Patent 5819072 · Granted Oct 6, 1998

Estimated economic value: $19,456,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for implementing a multi-host record lock deadlock feedback 2020
Systems and methods for implementing a multi-host record lock mechanism2019
LSSD compatibility for GSD unified global clock buffers2012
Implementing enhanced LBIST testing of paths including arrays2010
System and method for expanding the instruction set of an instruction processor2010
Method and apparatus for testing a ring of non-scan latches with logic built-in 2010
Apparatus for implementing eFuse sense amplifier testing without blowing the eFu2010
Implementing Efuse sense amplifier testing without blowing the Efuse2010
System and method for detecting and recovering from errors in a control store of2009
Methods and apparatus for testing a memory2009
Method for implementing eFuse sense amplifier testing without blowing the eFuse2009
System and method to support dynamic partitioning of units to a shared resource2009