Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus protocol for locked cycle cache hit

Bus protocol for locked cycle cache hit

US Patent 5787486 · Granted Jul 28, 1998

Estimated economic value: $10,920,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile memory with ongoing program read2025
Reliability improvement through delay between multi-stage programming steps in n2025
Word line-dependent word line and channel read setup time in first read state of2025
Systems and methods to avoid over programming at infrequent smart verify acquisi2025
Hybrid precharge select scheme to save program ICC2025
Hybrid smart verify for QLC/TLC die2025
Memory programming techniques to reduce power consumption2024
Memory device with unique read and/or programming parameters2024
Programming of memory cells using a memory string dependent program voltage2024
Techniques for checking vulnerability to cross-temperature read errors in a memo2024
Read pass voltage dependent recovery voltage setting between program and program2024
Mixing normal and reverse order programming in NAND memory devices2024