Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory programming techniques to reduce power consumption

Memory programming techniques to reduce power consumption

US Patent 12154635 · Granted Nov 26, 2024

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile memory with ongoing program read2025
Reliability improvement through delay between multi-stage programming steps in n2025
Word line-dependent word line and channel read setup time in first read state of2025
Word line-dependent word line and channel read setup time in first read state of2025
Systems and methods to avoid over programming at infrequent smart verify acquisi2025
Selection of erase policy in a memory device2025
Hybrid precharge select scheme to save program ICC2025
Adaptive sensing time for memory operations2025
Dynamic erase operation selection using erase policy2025
Single-level cell programming with adaptive wordline ramp rate2025
Dynamic read retry voltage sequences in a memory subsystem2025
Memory read operation using a voltage pattern based on a read command type2025