Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reliability improvement through delay between multi-stage programming steps in non-volatile memory structures

Reliability improvement through delay between multi-stage programming steps in non-volatile memory structures

US Patent 12499946 · Granted Dec 16, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile memory with ongoing program read2025
Word line-dependent word line and channel read setup time in first read state of2025
Program verify word line ramping delay for lower current consumption mode2025
Variable read method for read time performance improvement of non-volatile memor2025
Systems and methods to avoid over programming at infrequent smart verify acquisi2025
Apparatus and methods for read retry with conditional data refresh2025
Non-volatile memory with decline state operation2025
Non-volatile memory with current detection circuit2025
Program pulse duration increase for NAND program failure2025
Non-volatile memory with neighbor plane program disturb avoidance2025
Separate peak current checkpoints for closed and open block read ICC countermeas2025
Non-volatile memory with efficient setting of initial program voltage2025