Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating topside structure of a semiconductor device

Method of fabricating topside structure of a semiconductor device

US Patent 5728453 · Granted Mar 17, 1998

Estimated economic value: $13,043,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer-bonding structure and method of forming thereof2024
FINFET stack gate memory and method of forming thereof2023
Isolated well contact in semiconductor devices2020
Isolated well contact in semiconductor devices2017
Method of forming transistors with ultra-short gate feature2015
Adaptive programming for flash memories2013
Method of forming a non-volatile memory cell using off-set spacers2012
Programming of memory cells in a nonvolatile memory using an active transition c2012
Flash memory device having poly spacers2007
Method of forming transistors with ultra-short gate feature2007
Method of forming polysilicon layers in non-volatile memory2007
Source side programming2006