Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming ordered titanium nitride and titanium silicide upon a semiconductor wafer using a three-step anneal process

Method for forming ordered titanium nitride and titanium silicide upon a semiconductor wafer using a three-step anneal process

US Patent 5612253 · Granted Mar 18, 1997

Estimated economic value: $11,685,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Post etch silicide formation using dielectric etchback after global planarizatio2000
Method of fabricating topside structure of a semiconductor device1999
Nitride selective, anisotropic Cl.sub.2 /He etch process1999
Wafer cleaning procedure useful in the manufacture of a non-volatile memory devi1998
Electrically erasable reference cell for accurately determining threshold voltag1998
Method of fabricating topside structure of a semiconductor device1998
Apparatus and method for multiple-level storage in non-volatile memories1998
Thermal oxide etch technique1997
Method for reading a non-volatile memory array1996
Highly selective, highly uniform plasma etch process for spin-on glass1996
Non-volatile memory array with over-erase correction1996
Method of making a MOS device with drain side channel implant1995