Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reading a non-volatile memory array

Method for reading a non-volatile memory array

US Patent 5581502 · Granted Dec 3, 1996

Estimated economic value: $4,546,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Post etch silicide formation using dielectric etchback after global planarizatio2000
Post etch silicide formation using dielectric etchback after global planarizatio2000
Method of fabricating topside structure of a semiconductor device1999
Nitride selective, anisotropic Cl.sub.2 /He etch process1999
Wafer cleaning procedure useful in the manufacture of a non-volatile memory devi1998
Wafer cleaning procedure useful in the manufacture of a non-volatile memory devi1998
Electrically erasable reference cell for accurately determining threshold voltag1998
Electrically erasable reference cell for accurately determining threshold voltag1998
Method of fabricating topside structure of a semiconductor device1998
Apparatus and method for multiple-level storage in non-volatile memories1998
Apparatus and method for multiple-level storage in non-volatile memories1998
Thermal oxide etch technique1997