Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile memory array with over-erase correction

Non-volatile memory array with over-erase correction

US Patent 5546340 · Granted Aug 13, 1996

Estimated economic value: $3,236,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Catalyst influenced chemical etching for fabricating three-dimensional SRAM arch2024
Catalyst influenced chemical etching for fabricating three-dimensional SRAM arch2022
Method for fabricating magnetic solid state devices2018
Transistor that employs collective magnetic effects thereby providing improved e2017
Process for preparation of indolizine based derivatives as potential phosphodies2017
Pyridopyrimidine based derivatives as potential phosphodiesterase 3 (PDE3) inhib2016
Indolizinone based derivatives as potential phosphodiesterase 3 (PDE3) inhibitor2016
Pyridopyrimidine based derivatives as potential phosphodiesterase 3 (PDE3) inhib2016
Nanoparticles in a flash memory using chaperonin proteins2014
Topological insulator-based field-effect transistor2014
Bi-layer pseudo-spin field-effect transistor2012
Establishing a uniformly thin dielectric layer on graphene in a semiconductor de2012