Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating a MOS transistor with two-layer inverse-T tungsten gate structure

Method for fabricating a MOS transistor with two-layer inverse-T tungsten gate structure

US Patent 5599725 · Granted Feb 4, 1997

Estimated economic value: $17,712,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Trench capacitor having improved capacitance and fabrication method thereof2023
Method for fabricating semiconductor memory device with buried capacitor and fin2023
Stacked capacitor with horizontal and vertical fin structures and method for mak2022
Semiconductor memory device with buried capacitor and fin-like electrodes2022
Trench capacitor having improved capacitance and fabrication method thereof2021
Semiconductor memory device with shallow buried capacitor and fabrication method2021
Ambient light adjustment apparatus, method and system2016
Portable analytical device and system2016
Slot designs in wide metal lines2016
Microelectronic 3D packaging structure and method of manufacturing the same2016
3D chip stack having encapsulated chip-in-chip2015
Reliable interconnect for semiconductor device2015