Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS buffer circuit having power-down feature

CMOS buffer circuit having power-down feature

US Patent 5570036 · Granted Oct 29, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked, reconfigurable co-regulation of processing units for ultra-wide DVFS2023
Time-division multiplexed neurosynaptic module with implicit memory addressing f2022
Employing single error correction and triple error detection to optimize bandwid2021
Vector cross-compare count and sequence instructions2021
Reconfigurable and customizable general-purpose circuits for neural networks2020
Reconfigurable and customizable general-purpose circuits for neural networks2020
Vector cross-compare count and sequence instructions2020
Local computation logic embedded in a register file to accelerate programs2020
Time-division multiplexed neurosynaptic module with implicit memory addressing f2019
In-memory/register vector radix sort2019
Sort-merge-join on a large architected register file2018
Efficient voltage conversion2018