Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Employing single error correction and triple error detection to optimize bandwidth and resilience under multiple bit failures

Employing single error correction and triple error detection to optimize bandwidth and resilience under multiple bit failures

US Patent 11095313 · Granted Aug 17, 2021

Estimated economic value: $3,119,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Executing a composite scalar-vector VLIW instruction having a repeat field2024
Current consumption controller2024
Enhanced low precision binary floating-point formatting2023
Stacked, reconfigurable co-regulation of processing units for ultra-wide DVFS2023
Stacked, reconfigurable co-regulation of processing units for ultra-wide DVFS2023
Sparse systolic array design2023
Reusing an operand received from a first-in-first-out (FIFO) buffer according to2023
Enabling compression based on queue occupancy2022
Ultra-low precision floating-point fused multiply-accumulate unit2022
Reduced precision based programmable and SIMD dataflow architecture2022
System and method for an error-aware runtime configurable memory hierarchy for i2022
Low latency floating-point division operations2022