Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Time-division multiplexed neurosynaptic module with implicit memory addressing for implementing a neural network

Time-division multiplexed neurosynaptic module with implicit memory addressing for implementing a neural network

US Patent 10331998 · Granted Jun 25, 2019

Estimated economic value: $2,152,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hierarchical parallelism in a network of distributed neural network cores2025
Hierarchical parallelism in a network of distributed neural network cores2025
Data detection on serial communication links2025
Compressed weight distribution in networks of neural processors2025
Compressed weight distribution in networks of neural processors2025
Training convolution neural network on analog resistive processing unit system2025
Multi-agent instruction execution engine for neural inference processing2025
Conflict-free, stall-free, broadcast network on chip2025
Conflict-free, stall-free, broadcast network on chip2025
Functional synthesis of networks of neurosynaptic cores on neuromorphic substrat2025
Efficient method for VLSI implementation of useful neural network activation fun2025
Efficient method for VLSI implementation of useful neural network activation fun2025