Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High energy buried layer implant to provide a low resistance p-well in a flash EPROM array

High energy buried layer implant to provide a low resistance p-well in a flash EPROM array

US Patent 5541875 · Granted Jul 30, 1996

Estimated economic value: $8,604,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-programmable non-volatile memory cell2011
EEPROM memory cell with first-dopant-type control gate transister, and second-do2010
Method of programming a selected memory cell2010
Method of erasing a block of memory cells2010
Compensating for layout dimension effects in semiconductor device modeling2010
One or multiple-times programmable device2009
Providing stress uniformity in a semiconductor device2009
EEPROM memory device with cell having NMOS in a P pocket as a control gate, PMOS2008
Shrinkable and highly coupled double poly EEPROM with inverter2007
Method of directionally trimming polysilicon width2006
Nonvolatle memory2004
EEPROM memory cell array architecture for substantially eliminating leakage curr2004