Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › EEPROM memory cell array architecture for substantially eliminating leakage current

EEPROM memory cell array architecture for substantially eliminating leakage current

US Patent 6711063 · Granted Mar 23, 2004

Estimated economic value: $25,363,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-programmable non-volatile memory cell2011
EEPROM memory cell with first-dopant-type control gate transister, and second-do2010
Method of programming a selected memory cell2010
Method of erasing a block of memory cells2010
One or multiple-times programmable device2009
EEPROM memory device with cell having NMOS in a P pocket as a control gate, PMOS2008
Shrinkable and highly coupled double poly EEPROM with inverter2007
Shrinkable and highly coupled double poly EEPROM with inverter2007
Method of directionally trimming polysilicon width2006
Nonvolatle memory2004
Nonvolatile memory2003
Method for enhancement of non-volatile memory cell read current2002