Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Full-speed microprocessor testing employing boundary scan

Full-speed microprocessor testing employing boundary scan

US Patent 5519715 · Granted May 21, 1996

Estimated economic value: $50,312,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Using central direct memory access (CDMA) controller to test integrated circuit2014
Automated framework for programmable logic device implementation of integrated c2013
Using central direct memory access (CDMA) controller to test integrated circuit2012
Dynamic operating point modification in an integrated circuit2011
At-speed scan testing of memory arrays2011
CAN device featuring advanced can filtering and message acceptance2008
High speed fully scaleable, programmable and linear digital delay circuit2007
Generic method and apparatus for implementing source synchronous interface in pl2007
Digital programmable delay scheme to continuously calibrate and track delay over2006
System and method for providing scalability in an integrated circuit2006
Digital programmable delay scheme with automatic calibration2005
Built-in self test for speed and timing margin for a source synchronous IO inter2004