Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › At-speed scan testing of memory arrays

At-speed scan testing of memory arrays

US Patent 8065572 · Granted Nov 22, 2011

Estimated economic value: $30,398,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scannable memory array and a method for scanning memory2025
Single “A” latch with an array of “B” latches2024
Built-in self-test for processor unit with combined memory and logic2022
Method and circuit for row scannable latch array2022
Method and circuit for scan dump of latch array2022
Array of processor units with local BIST2022
Memory circuit march testing2019
At-speed test of memory arrays using scan2016
At-speed test of memory arrays using scan2016
Post-silicon repair of on-die networks2015
Post-silicon repair of on-die networks2015
Post-silicon repair of on-die networks2015