Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Drain bias multiplexing for multiple bit flash cell

Drain bias multiplexing for multiple bit flash cell

US Patent 5485422 · Granted Jan 16, 1996

Estimated economic value: $81,105,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power saving in NAND flash memory2013
Current sensing scheme for non-volatile memory2010
Two transistor wordline decoder output driver2009
Status register architecture for flexible read-while-write device2005
Method and system to retrieve information2005
Block-level read while write method and apparatus2004
Kicker for non-volatile memory drain bias2004
Burst suspend and resume with computer memory2003
Multilevel cell memory architecture2003
Load for non-volatile memory drain bias2003
Drain bias for non-volatile memory2003
Bit map addressing schemes for flash memory2002