Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multilevel cell memory architecture

Multilevel cell memory architecture

US Patent 6587373 · Granted Jul 1, 2003

Estimated economic value: $52,453,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power saving in NAND flash memory2013
Status register architecture for flexible read-while-write device2005
Method and system to retrieve information2005
Burst suspend and resume with computer memory2003
Multilevel cell memory architecture2002
Method and apparatus for preventing the fraudulent use of a cellular telephone2001
Apparatus and method using volatile lock and lock-down registers and for protect2000
Dynamic single bit per cell to multiple bit per cell memory2000
Flash memory partitioning for read-while-write operation2000
Controlling flash memory program and erase pulses1999
Self-configuring interface architecture on flash memories1999
Controlling flash memory program and erase pulses1999