Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Arbitration control logic for computer system having dual bus architecture

Arbitration control logic for computer system having dual bus architecture

US Patent 5265211 · Granted Nov 23, 1993

Estimated economic value: $5,940,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computing device with asynchronous auxiliary execution unit2015
Method and apparatus for efficient, low-latency, streaming memory copies2014
Cooperative writes over the address channel of a bus2014
Auxiliary writes over address channel2013
Cooperative writes over the address channel of a bus2012
Auxiliary writes over address channel2012
Single bus command having transfer information for transferring data in a proces2010
Bus access arbitration scheme2007
Computer system and method for snooping date writes to cacheable memory location1999
Computer system and method for snooping date writes to cacheable memory location1999
Computer system and method for snooping date writes to cacheable memory location1999
Address space architecture for multiple bus computer systems1998