Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Port expander architecture for mapping a first set of addresses to external memory and mapping a second set of addresses to an I/O port

Port expander architecture for mapping a first set of addresses to external memory and mapping a second set of addresses to an I/O port

US Patent 5243700 · Granted Sep 7, 1993

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High capacity memory circuit with low effective latency2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Quasi-volatile system-level memory2024
High capacity memory circuit with low effective latency2024
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2024
Memory device including modular memory units and modular circuit units for concu2024
High capacity memory circuit with low effective latency2023
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2023
Quasi-volatile system-level memory2023
Memory controller functionalities to support data swizzling2013
Method and apparatus for training a memory signal via an error signal of a memor2013
Reliability, availability, and serviceability solution for memory technology2013