Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic simulation using a hardware accelerator together with an automated error event isolation and trace facility

Logic simulation using a hardware accelerator together with an automated error event isolation and trace facility

US Patent 5146460 · Granted Sep 8, 1992

Estimated economic value: $7,859,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Separation of control and data plane functions in SoC virtualized I/O device2020
Method and device for selectively adding timing margin in an integrated circuit2013
Test path selection and test program generation for performance testing integrat2013
Method and device for selectively adding timing margin in an integrated circuit2013
Disposition of integrated circuits using performance sort ring oscillator and pe2013
Method and device for selectively adding timing margin in an integrated circuit2013
Dense register array for enabling scan out observation of both L1 and L2 latches2013
Microcontroller for logic built-in self test (LBIST)2013
Method and apparatus for a robust embedded interface2012
Microcontroller for logic built-in self test (LBIST)2012
Hold transition fault model and test generation method2012
Method and device for selectively adding timing margin in an integrated circuit2012