Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making an NPN transistor with controlled base width compatible with making a Bi-MOS integrated circuit

Method for making an NPN transistor with controlled base width compatible with making a Bi-MOS integrated circuit

US Patent 5091321 · Granted Feb 25, 1992

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for improved mobility using hybrid orientation technology (HOT) in conjun2014
Method for using hybrid orientation technology (HOT) in conjunction with selecti2013
Electrical die contact structure and fabrication method2010
Electrical die contact structure and fabrication method2008
LDMOS transistor structure for improving hot carrier reliability2005
Method of using trenching techniques to make a transistor with a floating gate2003
Method of forming local oxidation with sloped silicon recess2003
Modified recessed locos isolation process for deep sub-micron device processes1999
Method of forming an MOS-type integrated circuit structure with a diode formed i1997
High density CMOS integrated circuit with heat transfer structure for improved c1997
Multilevel gate array integrated circuit structure with perpendicular access to 1997
Integrated circuit structure including CMOS devices protected by patterned nitri1996