Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of etching for integrated circuits with planarized dielectric

Method of etching for integrated circuits with planarized dielectric

US Patent 5022958 · Granted Jun 11, 1991

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Damascene capacitors for integrated circuits2004
Damascene structure having a metal-oxide-metal capacitor associated therewith2004
Use of small openings in large topography features to improve dielectric thickne2003
Grooved capacitor structure for integrated circuits2002
Stacked via Kelvin resistance test structure for measuring contact anomalies in 2002
Methods for fabricating a multilevel interconnection for an integrated circuit d2001
Method of planarizing a surface on an integrated circuit2001
Method for removing etching residues and contaminants2000
Integrated circuit having amorphous silicide layer in contacts and vias and meth2000
Integrated circuit having amorphous silicide layer in contacts and vias and meth1999
Method for removing etching residues and contaminants1998
Self-aligned vertical antifuse1995