Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked via Kelvin resistance test structure for measuring contact anomalies in multi-level metal integrated circuit technologies

Stacked via Kelvin resistance test structure for measuring contact anomalies in multi-level metal integrated circuit technologies

US Patent 6362638 · Granted Mar 26, 2002

Estimated economic value: $3,860,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self aligned active trench contact2020
Self aligned active trench contact2018
Self aligned active trench contact2017
Method for determining capacitance of a device2016
Self aligned active trench contact2016
Method for determining capacitance2014
Method for patterning sublithographic features2014
Device and method for determining capacitance as a function of voltage2013
Metal insulator metal (MIM) capacitor fabrication with sidewall spacers and alum2007
Define via in dual damascene process2007
Dual damascene process with no passing metal features2006
Process for the selective control of feature size in lithographic processing2005