Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating a multilevel interconnection for an integrated circuit device utilizing a selective overlayer

Methods for fabricating a multilevel interconnection for an integrated circuit device utilizing a selective overlayer

US Patent 6329281 · Granted Dec 11, 2001

Estimated economic value: $9,471,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self aligned active trench contact2020
Self aligned active trench contact2018
Self aligned active trench contact2017
Self aligned active trench contact2016
Method for patterning sublithographic features2014
Metal insulator metal (MIM) capacitor fabrication with sidewall spacers and alum2007
Define via in dual damascene process2007
Dual damascene process with no passing metal features2006
Process for the selective control of feature size in lithographic processing2005
Split barrier layer including nitrogen-containing portion and oxygen-containing 2005
Damascene capacitors for integrated circuits2004
Damascene structure having a metal-oxide-metal capacitor associated therewith2004