Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for reducing the access time after a write operation in a static memory device

Apparatus and method for reducing the access time after a write operation in a static memory device

US Patent 5022011 · Granted Jun 4, 1991

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus to implement a reset function in a non-volatile static rand2012
Method and apparatus to program and erase a non-volatile static random access me2009
Method and apparatus to program both sides of a non-volatile static random acces2009
Method and apparatus to create an erase disturb on a non-volatile static random 2009
Operational amplifier with extended output voltage range2003
Circuit, architecture and method for reading an address counter and/or matching 2003
Parallel test for asynchronous memory2001
Semiconductor memory with interdigitated array having bit line pairs accessible 2000
Parallel test for asynchronous memory2000
Test mode entrance through clocked addresses1999
Sub-word line driver circuit for memory blocks of a semiconductor memory device1998
Source follower CMOS input buffer1987