Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to create an erase disturb on a non-volatile static random access memory cell

Method and apparatus to create an erase disturb on a non-volatile static random access memory cell

US Patent 7505303 · Granted Mar 17, 2009

Estimated economic value: $3,680,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Glitch free brown out detector2025
2T1C ferro-electric random access memory cell2019
Low inrush circuit for power up and deep power down exit2019
2T1C ferro-electric random access memory cell2018
10-transistor non-volatile static random-access memory using a single non-volati2018
10-transistor non-volatile static random-access memory using a single non-volati2018
Biasing circuit for level shifter with isolation2018
10-transistor non-volatile static random-access memory using a single non-volati2017
10-transistor non-volatile static random-access memory using a single non-volati2017
Split voltage non-volatile latch cell2017
Multi-bit non-volatile random-access memory cells2017
Multi-bit non-volatile random-access memory cells2017