{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Test mode entrance through clocked addresses", "item": "https://www.patentleaderboard.com/patent/6005814"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test mode entrance through clocked addresses

Test mode entrance through clocked addresses

US Patent 6005814 · Granted Dec 21, 1999

Estimated economic value: $5,436,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flash memory devices and systems2014
Method and apparatus for interfacing with multiple objects using an object indep2014
Flash memory devices and systems2013
Method and apparatus to implement a reset function in a non-volatile static rand2012
Method and apparatus for interfacing with multiple objects using an object indep2012
Method and apparatus to program and erase a non-volatile static random access me2009
Method and apparatus to program both sides of a non-volatile static random acces2009
Method and apparatus to create an erase disturb on a non-volatile static random 2009
Architecture, method(s) and circuitry for low power memories2004
Parallel test in asynchronous memory with single-ended output path2003
Architecture, circuitry and method of transferring data into and/or out of an in2003
Operational amplifier with extended output voltage range2003