Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated memory circuit with parallel and serial input and output

Integrated memory circuit with parallel and serial input and output

US Patent 5014244 · Granted May 7, 1991

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device identifier generation method and semiconductor device2015
Delay locked loop implementation in a synchronous dynamic random access memory2014
Embedded memory databus architecture2013
Delay locked loop implementation in a synchronous dynamic random access memory2013
Embedded memory databus architecture2012
Embedded memory databus architecture2010
Error correction scheme for memory2009
Embedded memory databus architecture2009
Delay locked loop implementation in a synchronous dynamic random access memory2009
Wide databus architecture2009
Device writing to a plurality of rows in a memory matrix simultaneously2009
Dynamic random access memory using imperfect isolating transistors2008