Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device writing to a plurality of rows in a memory matrix simultaneously

Device writing to a plurality of rows in a memory matrix simultaneously

US Patent 7474553 · Granted Jan 6, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device identifier generation method and semiconductor device2015
Method and circuit arrangement for memory error processing2007
FIFO-register and digital signal processor comprising a FIFO-register2006
Device with integrated SRAM memory and method of testing such a device2004
Supply pin rearrangement for an I.C.1992
Integrated memory circuit with parallel and serial input and output1991
Integrated logic circuit with protector transistor1990
Static memory unit having a plurality of test modes, and computer equipped with 1990
Memory comprising simultaneously addressable memory elements1989
Integrated logic circuit having a control circuit for generating a time-dependen1988
Semiconductor device with multiple plate vertically aligned capacitor storage me1984
Field plate sensing in single transistor, single capacitor MOS random access mem1983