Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Static memory unit having a plurality of test modes, and computer equipped with such units

Static memory unit having a plurality of test modes, and computer equipped with such units

US Patent 4951254 · Granted Aug 21, 1990

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory circuit including an array control inhibitor2025
Method for PUF generation using variations in transistor threshold voltage and s2025
PUF generators based on SRAM bit cells2024
Method for PUF generation using variations in transistor threshold voltage and s2024
Method and apparatus for logic cell-based PUF generators2024
Memory circuit including an array control inhibitor2023
Method and apparatus for logic cell-based PUF generators2023
Orthogonal dual port RAM (ORAM)2023
Method for PUF generation using variations in transistor threshold voltage and s2023
Memory circuit including an array control inhibitor2022
System to generate a signature key and method of operating the same2022
Orthogonal dual port ram (ORAM)2021