Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wide databus architecture

Wide databus architecture

US Patent 7486580 · Granted Feb 3, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay locked loop implementation in a synchronous dynamic random access memory2014
Embedded memory databus architecture2013
Delay locked loop implementation in a synchronous dynamic random access memory2013
Embedded memory databus architecture2012
Embedded memory databus architecture2010
Error correction scheme for memory2009
Embedded memory databus architecture2009
Delay locked loop implementation in a synchronous dynamic random access memory2009
Dynamic random access memory using imperfect isolating transistors2008
Method and circuit for error correction in CAM cells2008
Error correction scheme for memory2007
Wide databus architecture2006