Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Embedded memory databus architecture

Embedded memory databus architecture

US Patent 8441878 · Granted May 14, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay locked loop implementation in a synchronous dynamic random access memory2014
Delay locked loop implementation in a synchronous dynamic random access memory2013
Embedded memory databus architecture2012
Embedded memory databus architecture2010
Error correction scheme for memory2009
Embedded memory databus architecture2009
Delay locked loop implementation in a synchronous dynamic random access memory2009
Wide databus architecture2009
Dynamic random access memory using imperfect isolating transistors2008
Method and circuit for error correction in CAM cells2008
Error correction scheme for memory2007
Wide databus architecture2006