Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for delaying processing of memory access exceptions until the execution stage of an instruction pipeline of a virtual memory system based digital computer

System for delaying processing of memory access exceptions until the execution stage of an instruction pipeline of a virtual memory system based digital computer

US Patent 4985825 · Granted Jan 15, 1991

Estimated economic value: $28,849,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processors, methods, systems, and instructions to support live migration of prot2025
Utility knife2024
Systems, methods, and apparatuses for heterogeneous computing2024
Restricting usage of encryption keys by untrusted software2024
Device, method and system to supplement a skewed cache with a victim cache2024
Supporting secure memory intent2024
Apparatus and method for speculative execution information flow tracking2023
Processors, methods, systems, and instructions to support live migration of prot2023
Systems, methods, and apparatuses for heterogeneous computing2023
Restricted speculative execution mode to prevent observable side effects2023
Utility knife2023
Platform attestation and registration for servers2022