Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › GaAs FET manufacturing process employing channel confining layers

GaAs FET manufacturing process employing channel confining layers

US Patent 4962050 · Granted Oct 9, 1990

Estimated economic value: $4,521,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Polishing articles and integrated system and methods for manufacturing chemical 2024
Techniques for combining CMP process tracking data with 3D printed CMP consumabl2024
CMP pad construction with composite material properties using additive manufactu2024
Polishing pads produced by an additive manufacturing process2023
Polishing pads produced by an additive manufacturing process2020
Polishing pads produced by an additive manufacturing process2020
Thin plastic polishing article for CMP applications2020
Techniques for combining CMP process tracking data with 3D printed CMP consumabl2020
CMP pad construction with composite material properties using additive manufactu2020
Polishing articles and integrated system and methods for manufacturing chemical 2019
Polishing pads produced by an additive manufacturing process2019
Printed chemical mechanical polishing pad2019