Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS device with both p+ and n+ gates

CMOS device with both p+ and n+ gates

US Patent 4890141 · Granted Dec 26, 1989

Estimated economic value: $1,564,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for enhanced monitoring of an etch process2004
Method for fabricating interlevel contacts of aluminum/refractory metal alloys2003
Shallow drain extenders for CMOS transistors using replacement gate design2002
Using a change in doping of poly gate to permit placing both high voltage and lo2002
Method for forming integrated circuit device structures from semiconductor subst2001
Definition of anti-fuse cell for programmable gate array application2001
Method for forming a metal contact2001
Interlevel contact including aluminum-refractory metal alloy formed during alumi2001
Self-aligned trenched-channel lateral-current-flow transistor2001
Disposable gate/replacement gate MOSFETs for sub-0.1 micron gate length and ultr2001
Method for forming programmable contact structure2000
Disposable gate/replacement gate MOSFETS for sub-0.1 micron gate length and ultr2000