Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process of packaging a semiconductor device with reduced stress forces

Process of packaging a semiconductor device with reduced stress forces

US Patent 4874722 · Granted Oct 17, 1989

Estimated economic value: $1,450,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Offset gravure printing process for improved mold compound and die attach adhesi2013
Bioceramic and biopolymer composite2013
Nonwoven web and filter media containing partially split multicomponent fibers2011
Structure and method for bond pads of copper-metallized integrated circuits2009
Copper-metallized integrated circuits having electroless thick copper bond pads2008
Metallization scheme including a low modulus structure2007
Wire bonded semiconductor device having low inductance and noise2007
Structure and method for bond pads of copper-metallized integrated circuits2007
Molded package for micromechanical devices and method of fabrication2006
Method to achieve continuous hydrogen saturation in sparingly used electroless n2005
Method of fabricating a molded package for micromechanical devices2005
Creped materials2005