Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel/serial scan system for testing logic circuits

Parallel/serial scan system for testing logic circuits

US Patent 4710933 · Granted Dec 1, 1987

Estimated economic value: $4,051,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in self-test arrangement for integrated circuit memory devices2008
Built-in self-test arrangement for integrated circuit memory devices2007
Array fault testing approach for TCAMs2007
Built-in self-test arrangement for integrated circuit memory devices2004
Process of operating a processor with domains and clocks2004
Integrated circuit with emulation register in JTAG JAP2004
IC with selectively applied functional and test clocks2003
Emulation devices, systems and methods utilizing state machines2003
Built-in self-test arrangement for integrated circuit memory devices2002
Devices, systems and methods for mode driven stops2002
Data processing devices, systems and methods with mode driven stops2000
Test enable control for built-in self-test2000