Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated verticle NPN and vertical oxide fuse programmable memory cell

Integrated verticle NPN and vertical oxide fuse programmable memory cell

US Patent 4701780 · Granted Oct 20, 1987

Estimated economic value: $2,090,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device and method of biasing2014
Methods for fabricating a semiconductor device having decreased contact resistan2012
Semiconductor device having decreased contact resistance2012
Process for design of semiconductor circuits2010
Compensating for layout dimension effects in semiconductor device modeling2010
Method for fabricating a semiconductor device having an extended stress liner2010
Methods of forming contact openings2010
Stress enhanced semiconductor device and methods for fabricating same2009
Method of forming transistor devices with different threshold voltages using hal2009
Methods of quantifying variations resulting from manufacturing-induced corner ro2009
Providing stress uniformity in a semiconductor device2009
Contact resistance test structure and methods of using same2008