Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay testing method for CMOS LSI and VLSI integrated circuits

Delay testing method for CMOS LSI and VLSI integrated circuits

US Patent 4587480 · Granted May 6, 1986

Estimated economic value: $3,482,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer-level burn-in2002
Module and method for interconnecting integrated circuits that facilitates high 2001
CMOS buffer circuit having power-down feature1996
CMOS buffer circuit having increased speed1996
Cellular integrated circuit and hierarchical method1992
Cellular integrated circuit and hierarchial method1990
Simulation system1990
Static timing analysis of semiconductor digital circuits1990
Apparatus for scan testing CMOS integrated systems1988
CMOS multiport general purpose register1988
System for detecting and correcting errors in a CMOS computer system1985
Test fixture for providing electrical access to each I/O pin of a VLSI chip havi1985