Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Static timing analysis of semiconductor digital circuits

Static timing analysis of semiconductor digital circuits

US Patent 4924430 · Granted May 8, 1990

Estimated economic value: $1,957,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer-level burn-in2002
Module and method for interconnecting integrated circuits that facilitates high 2001
Automatic language identification system for multilingual optical character reco2000
Pattern recognition employing arbitrary segmentation and compound probabilistic 1999
Methods, data structures and apparatus for traversing a hierarchical netlist1998
Cycle-based event-driven simulator for hardware designs1997
CMOS buffer circuit having power-down feature1996
CMOS buffer circuit having increased speed1996
Cellular integrated circuit and hierarchical method1992
Cellular integrated circuit and hierarchial method1990
Simulation system1990
Apparatus for scan testing CMOS integrated systems1988