Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test fixture for providing electrical access to each I/O pin of a VLSI chip having a large number of I/O pins

Test fixture for providing electrical access to each I/O pin of a VLSI chip having a large number of I/O pins

US Patent 4504783 · Granted Mar 12, 1985

Estimated economic value: $2,341,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for providing clock signals for a scan chain2019
Preventing A-B-A race in a latch-based device2015
Fault tolerant scannable glitch latch2014
Preventing A-B-A race in a latch-based device2013
Test techniques for a delay-locked loop receiver interface2010
Simultaneous core testing in multi-core integrated circuits2010
System and method for improving LBIST test coverage2003
Wafer-level burn-in2002
Module and method for interconnecting integrated circuits that facilitates high 2001
CMOS buffer circuit having power-down feature1996
CMOS buffer circuit having increased speed1996
Cellular integrated circuit and hierarchical method1992